## MEMORY CMOS

# 1M × 16 BITS FAST PAGE MODE DYNAMIC RAM

## MB81V16160A-60/60L/-70/70L

## CMOS 1,048,576 × 16 BITS Fast Page Mode Dynamic RAM

## ■ DESCRIPTION

The Fujitsu MB81V16160A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V16160A features a "fast page" mode of operation whereby high-speed random access of up to 256-bits of data within the same row can be selected. The MB81V16160A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V16160A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V16160A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V16160A are not critical and all inputs are LVTTL compatible.

#### ■ PRODUCT LINE & FEATURES

	Parameter			MB81V16160A					
	rarameter		-60	-60L	-70	-70L			
RAS Access T	ime		60 ns	max.	70 ns	max.			
Random Cycle	dom Cycle Time			s min.	130 ns min.				
Address Acces	dress Access Time			max.	35 ns max.				
CAS Access T	ime		15 ns	max.	17 ns	max.			
Fast Page Mod	de Cycle Tim	е	40 ns	min.	45 ns	s min.			
D	Operating	current	324 m\	N max.	288 m	W max.			
Low Power Dissipation	Standby	LVTTL Level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.			
Dissipation	current	CMOS Level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.			

- 1,048,576 words × 16 bits organization
- Silicon gate, CMOS, Advanced Capacitor Cell
- · All input and output are LVTTL compatible
- 4096 refresh cycles every 65.6 ms
- 1WE / 2CAS
- · Self refresh function

- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance
- Standard and low power versions


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	_	±50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C


**WARNING:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ■ PACKAGE



## **Package and Ordering Information**

- 42-pin plastic (400 mil) SOJ, order as MB81V16160A-xxPJ
- 50-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB81V16160A-xxPFTN and MB81V16160A-xxLPFTN (Low Power)




## **■ CAPACITANCE**


 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to A11	C <sub>IN1</sub>	6	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C <sub>IN2</sub>	6	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF

## **■ PIN ASSIGNMENTS AND DESCRIPTIONS**



Designator	Function
A <sub>0</sub> to A <sub>11</sub>	Address inputs row : $A_0$ to $A_{11}$ column : $A_0$ to $A_7$ refresh : $A_0$ to $A_{11}$
RAS	Row address strobe
<u>LCAS</u>	Lower column address strobe
<u>UCAS</u>	Upper column address strobe
WE	Write enable
ŌĒ	Output enable
DQ1 to DQ16	Data Input/Output
Vcc	+3.3 volt power supply
Vss	Circuit ground



## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V	
Supply voltage	'	Vss	0	0	0	V	0°C to +70°C
Input High Voltage, all inputs	*1	ViH	2.0	_	Vcc+0.3	V	0 0 10 +70 0
Input Low Voltage, all inputs*	*1	VIL	-0.3	_	0.8	V	

<sup>\*:</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

## **■ FUNCTIONAL OPERATION**

#### ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits ( $A_0$  to  $A_{11}$ ) are available, the column and row inputs are separately strobed by  $\overline{LCAS}$  or  $\overline{UCAS}$  and  $\overline{RAS}$  as shown in Figure 1. First, twelve row address bits are input on pins  $A_0$ -through- $A_{11}$  and latched with the row address strobe ( $\overline{RAS}$ ) then, eight column address bits are input and latched with the column address strobe ( $\overline{LCAS}$  or  $\overline{UCAS}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{RAH}$  (min.) +  $t_T$  is automatically treated as the column address.

#### **WRITE ENABLE**

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

## **DATA INPUT**

Input data is written into memory in either of three basic ways—an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{LCAS}$  /  $\overline{UCAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ<sub>1</sub>-DQ<sub>8</sub> is strobed by LCAS and DQ<sub>9</sub> to DQ<sub>16</sub> is strobed by  $\overline{UCAS}$  and the setup/hold times are referenced to each  $\overline{LCAS}$  and  $\overline{UCAS}$  because WE goes Low before  $\overline{LCAS}$  /  $\overline{UCAS}$ . in a delayed write or a read-modify-write cycle, WE goes Low after  $\overline{LCAS}$  /  $\overline{UCAS}$ ; thus, input data is strobed by WE and all setup/hold times are referenced to the write-enable signal.

## **DATA OUTPUT**

The three-state buffers are LVTTL compatible with a fanout of one TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

 $t_{RAC}$ : from the falling edge of  $\overline{RAS}$  when  $t_{RCD}$  (max.) is satisfied.

 $t_{\text{CAC}} \ : \ \text{from the falling edge of } \overline{\text{LCAS}} \ (\text{for DQ}_1 \ \text{to DQ}_8) \ \overline{\text{UCAS}} \ (\text{for DQ}_9 \ \text{to DQ}_{16}) \ \text{when } t_{\text{RCD}} \ \text{is greater than } t_{\text{RCD}} \ \text{or } t_{\text{RCD}$ 

(max.).

taa : from column address input when trad is greater than trad (max.).

toea: from the falling edge of  $\overline{OE}$  when  $\overline{OE}$  is brought Low after trac, tcac, or taa.

The data remains valid until either  $\overline{LCAS}$  /  $\overline{UCAS}$  or  $\overline{OE}$  returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

## **FAST PAGE MODE OF OPERATION**

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of  $256\times16$ -bits can be accessed and, when multiple MB81V16160As are used,  $\overline{CAS}$  is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

## **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted)

Note 3

(	<del></del>		illess offici wise floted	, 	Value				
Doromotor	Notes	Cumbal	Conditions					Unit	
Parameter	Notes	Symbol	Conditions	Min.	Тур.		ax.	Unit	
Outrost High Voltage	*1	\ \/	1 20 1	2.4		Std power	Low power		
Output High Voltage	*1	Vон	lон = −2.0 mA	2.4	_	- 0.4	- 0.4	V	
Output Low Voltage	···1	Vol	loL = +2.0 mA	_	_	0.4	0.4		
Input Leakage Current	(any input)	I <sub>I(L)</sub>	$\begin{array}{l} 0 \; V \leq V_{IN} \leq 3.6 \; V; \\ 3.0 \; V \leq V_{CC} \leq 3.6 \; V; \\ V_{SS} = 0 \; V; \; All \; other \; pins \\ not \; under \; test = 0 \; V \end{array}$	-10	_	10	10	μΑ	
Output Leakage Currer	nt	I <sub>DO(L)</sub>	0 V ≤ V <sub>OUT</sub> ≤ 3.6 V; Data out disabled	-10	_	10	10		
Operating Current (Average Power **	MB81V16160A -60/60L		RAS & LCAS, UCAS			90	90	4	
(Average Power *: Supply Current)	MB81V16160A -70/70L	- Icc1	cycling; trc = min.		_	80	80	mA	
Standby Current	TTL Level		RAS = LCAS, UCAS = V <sub>IH</sub>			1.0	1.0	mA	
(Power Supply Current)	CMOS Level	- Icc2	RAS = LCAS, UCAS≥ Vcc −0.2 V		_	500	150	μΑ	
Refresh Current#1 (Average Power **	MB81V16160A -60/60L	D/60L LCAS, UCAS = V <sub>IH</sub> , RAS cycling:			90	90	A		
(Average Power *: Supply Current)	MB81V16160A -70/70L	- ICC3	tre = min.		_	80	80	mA	
Fast Page Mode **	MB81V16160A -60/60L	Icc4	RAS = VIL, LCAS, UCAS			90	90	mA	
Current	MB81V16160A -70/70L	ICC4	cycling; tpc = min.		_	80	80	, \	
Refresh Current#2 (Average Power *2	MB81V16160A -60/60L	- Icc5	RAS cycling; CAS-before-RAS;			90	90	mΛ	
Supply Current)	MB81V16160A -70/70L	ICC5	trc = min.		_	80	80	mA	
Battery Backup Current	MB81V16160A -60/70	lass	$\begin{tabular}{l lllllllllllllllllllllllllllllllllll$	_	_	800	_	^	
(Average Power Supply Current)	MB81V16160A -60L/70L	- Icce	$\begin{tabular}{l l l l l l l l l l l l l l l l l l l $	_	_	_	300	μΑ	
Refresh Current#3 (Average Power	MB81V16160A -60/60L	- Icce	RAS = VIL, CAS = VIL		_	800	250	μΑ	
Supply Current)	MB81V16160A -70/70L		Self refresh;					F	

## **■** AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5

_	Parameter			MB81V1	6160A-60/ 0L		6160A-70/ 0L	l lmit
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
		Std power		_	65.6		65.6	
1	Time Between Refresh	Low power	<b>t</b> REF	_	128	_	128	ms
2	Random Read/Write Cycle Time	<b>)</b>	<b>t</b> RC	110	_	130	_	ns
3	Read-Modify-Write Cycle Time		<b>t</b> RWC	150	_	174	_	ns
4	Access Time from RAS	*6,9	<b>t</b> rac	_	60	_	70	ns
5	Access Time from CAS	*7,9	<b>t</b> cac	_	15	_	17	ns
6	Column Address Access Time	*8,9	<b>t</b> AA	_	30	_	35	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Buffer Turn On Delay Tin	ne	ton	0	_	0	_	ns
9	Output Buffer Turn off Delay Time	*10	toff	_	15	_	17	ns
10	Transition Time		t⊤	3	50	3	50	ns
11	RAS Precharge Time		<b>t</b> RP	40	_	50	_	ns
12	RAS Pulse Width		<b>t</b> RAS	60	100000	70	100000	ns
13	RAS Hold Time		<b>t</b> rsh	15	_	17	_	ns
14	CAS to RAS Precharge Time		<b>t</b> CRP	0	_	0	_	ns
15	RAS to CAS Delay Time	*11,12	trcd	20	45	20	53	ns
16	CAS Pulse Width		<b>t</b> cas	15	_	17	_	ns
17	CAS Hold Time		<b>t</b> csH	60	_	70	_	ns
18	CAS Precharge Time (Normal)	*19	<b>t</b> CPN	10	_	10	_	ns
19	Row Address Set Up Time		<b>t</b> asr	0	_	0	_	ns
20	Row Address Hold Time		<b>t</b> rah	10	_	10	_	ns
21	Column Address Set Up Time		tasc	0	_	0	_	ns
22	Column Address Hold Time		<b>t</b> CAH	15	_	15	_	ns
23	Column Address Hold Time from	n RAS	<b>t</b> ar	35	_	35	_	ns
24	RAS to Column Address Delay Time	*13	<b>t</b> rad	15	30	15	35	ns
25	Column Address to RAS Lead T	ime	<b>t</b> ral	30	_	35	_	ns
26	Column Address to CAS Lead T	ime	<b>t</b> CAL	30	_	35	_	ns
27	Read Command and Set Up Tin	ne	trcs	0	_	0	_	ns
28	Read Command Hold Time Referenced to RAS	*14	<b>t</b> rrh	0	_	0	_	ns
29	Read Command Hold Time Referenced to CAS	*14	<b>t</b> rch	0	_	0	_	ns
30	Write Command Set Up Time	*15	twcs	0	_	0	_	ns


(Continued)

## (Continued)

No.	Parameter Notes	Symbol		6160A-60/ 0L		6160A-70/ 0L	Unit
			Min.	Max.	Min.	Max.	
31	Write Command Hold Time	<b>t</b> wcH	15	_	15	_	ns
32	Write Hold Time from RAS	twcr	35	_	35	_	ns
33	WE Pulse Width	<b>t</b> wp	15	_	15	_	ns
34	Write Command to RAS Lead Time	<b>t</b> RWL	15	_	17	_	ns
35	Write Command to CAS Lead Time	tcwL	15	_	17	_	ns
36	DIN Set Up Time	tos	0	_	0	_	ns
37	DIN Hold Time	<b>t</b> DH	15	_	15	_	ns
38	Data Hold Time from RAS	<b>t</b> DHR	35	_	35	_	ns
39	RAS to WE Delay Time *20	trwd	80	_	92	_	ns
40	CAS to WE Delay Time *20	tcwd	35	_	39	_	ns
41	Column Address to WE Delay Time *20	<b>t</b> awd	50	_	57	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh cycles)	<b>t</b> RPC	5	_	5	_	ns
43	CAS Set Up Time for CAS-before-RAS Refresh	tcsr	0	_	0	_	ns
44	CAS Hold Time for CAS-before-RAS Refresh	<b>t</b> chr	10	_	12	_	ns
45	Access Time from OE *9	<b>t</b> oea	_	15	_	17	ns
46	Output Buffer Turn Off Delay rom OE *10	toez	_	15	_	17	ns
47	OE to RAS Lead Time for Valid Data	toel	10	_	10	_	ns
48	OE Hold Time Referenced to *16	<b>t</b> oeh	5	_	5	_	ns
49	OE to Data In Delay Time	toed	15	_	17	_	ns
50	CAS to Data In Delay Time	tcdd	15	_	17	_	ns
51	DIN to CAS Delay Time *17	tozc	0	_	0	_	ns
52	DIN to OE Delay Time *17	<b>t</b> dzo	0	_	0	_	ns
60	Fast Page Mode RAS Pulse Width	<b>t</b> rasp	_	100000	_	100000	ns
61	Fast Page Mode Read/Write Cycle Time	<b>t</b> PC	40	_	45	_	ns
62	Fast Page Mode Read-Modify-Write Cycle Time	<b>t</b> PRWC	80	_	89	_	ns
63	Access Time from CAS  Precharge  *9,18	<b>t</b> CPA	_	35	_	40	ns
64	Fast Page Mode CAS Precharge Time	<b>t</b> CP	10	_	10	_	ns
65	Fast Page Mode RAS Hold Time from CAS Precharge	<b>t</b> rhcp	35	_	40	_	ns
66	Fast Page Mode CAS Precharge to WE Delay Time	<b>t</b> CPWD	55	_	62	_	ns

#### Notes: \*1. Referenced to Vss.

- \*2. lcc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
  - Icc depends on the number of address change as  $\overline{RAS} = V_{IL} \, \overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$  and  $V_{IL} > -0.3V$ . Icc1, Icc3 Icc4 and Icc5 are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{UCAS} = V_{IH}$ ,  $\overline{LCAS} = V_{IH}$ .
  - Icc2 is specified during  $\overline{RAS} = V_{H}$  and  $V_{IL} > -0.3V$ .
  - lcc6 is measured on condition that all address signals are fixed steady state.
- \*3. An initial pause ( $\overline{RAS} = \overline{CAS} = V_{IH}$ ) of 200µs is required after power-up followed by any eight  $\overline{RAS}$ only cycles before proper device operation is achieved. In case of using internal refresh counter, a
  minimum of eight  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles instead of 8  $\overline{RAS}$  cycles are required.
- \*4. AC characteristics assume  $t_T = 5$  ns.
- \*5. Input voltage levels are 0V and 3.0V, and input reference levels are V<sub>IH</sub>(min) and V<sub>IL</sub>(max) for measuring timing of input signals. Also, the transition time (t<sub>T</sub>) is measured between V<sub>IH</sub>(min) and V<sub>IL</sub>(max). The output reference levels are V<sub>OH</sub>=2.0V and V<sub>OL</sub>=0.8V.
- \*6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig.2 and 3.
- \*7. If trcd ≥ trcd (max), trad ≥ trad (max), and tasc ≥ taa tcac tt, access time is tcac.
- \*8. If trad  $\geq$  trad (max) and tasc  $\leq$  taa tcac tt, access time is taa.
- \*9. Measured with a load equivalent to one TTL load and 100pF.
- \*10. toff and toez are specified that output buffer change to high impedance state.
- \*11. Operation within the tred (max) limit ensures that trac (max) can be met. tred (max) is specified as a reference point only; if tred is greater than the specified tred (max) limit, access time is controlled exclusively by trac or trad.
- \*12.  $t_{RCD}$  (min) =  $t_{RAH}$  (min) +  $2t_{T}$  +  $t_{ASC}$  (min).
- \*13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- \*14. Either trrh or trch must be satisfied for a read cycle.
- \*15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- \*16. Assumes that twcs < twcs (min).
- \*17. Either tozc or tozo must be satisfied.
- \*18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- \*19. Assumes that CAS-before-RAS refresh.
- \*20. twcs, tcwp, trwp and tawp are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min), the cycle is an early write cycle and Dout pin will maintain high-impedance state through out the entire cycle. If tcwp > tcwp (min), trwp > trwp (min), and tawp > tawp (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying trwl, tcwl, and tral specifications.




## **■ FUNCTIONAL TRUTH TABLE**

		Clo	ock In	put		Addres	s Input	Ir	nput/Ou	tput Da	ta		
Operation Mode	RAS	LCAS	UCAS	WE	ŌĒ	Row	Column	DQ₁ t	o DQ8	DQ <sub>9</sub> to	o DQ <sub>16</sub>	Refresh	Note
	KAS	LUAS	UCAS	VVE	OE	KOW	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	_	_	High-Z	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	Х	Х	_	_	_	High-Z	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L H L	H L L	Н→Х	L	_	_	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept

X: "H" or "L"

<sup>:</sup> It is impossible in Fast Page Mode.



#### **DESCRIPTION**


To implement a read operation, a valid address is latched by the  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$  address strobes and with  $\overline{WE}$  set to a High level and  $\overline{OE}$  set to a low level, the output is valid once the memory access time has elapsed.  $\overline{LCAS}$  controls the input/output data on DQ1-DQ8 pins,  $\overline{UCAS}$  controls one on DQ8-DQ16 pins. The access time is determined by RAS(trac),  $\overline{LCAS}/\overline{UCAS}$ (trac),  $\overline{OE}$ (toea) or column addresses (taa) under the following conditions:


f trcd > trcd(max), access time = tcac.


If trad > trad(max), access time = taa


If  $\overline{OE}$  is brought Low after trac, tcac, or taa(whichever occurs later), access time = toea.


However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.






















Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh operation.

#### 19





A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle provides a convenient method to verify the function of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh circuitry. If, after a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle  $\overline{\text{CAS}}$  makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A11 are defined by the on-chip refresh counter.


Column Addresses: Bits A0 through A7 are defined by latching levels on A0-A7 at the second falling edge of  $\overline{\text{CAS}}$ . The  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

#### (At recommended operating conditions unless otherwise noted.)

No.	Danier de la constante de la c	Symbol	MB81V161	60A-60/60L	MB81V16	160A-70/70L	Unit
NO.	Parameter	Syllibol	Min.	Max.	Min.	Max.	Ollic
90	Access Time from CAS	<b>t</b> FCAC	ı	50		55	ns
91	Column Address Hold Time	<b>t</b> FCAH	35		35	_	ns
92	CAS to WE Delay Time	<b>t</b> FCWD	70		77	_	ns
93	CAS Pulse Width	<b>t</b> FCAS	90	_	99	_	ns
94	RAS Hold Time	<b>t</b> FRSH	90	_	99	_	ns

**Note:** Assumes that  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V161	60A-60/60L	MB81V16	Unit	
	i arameter	Syllibol	Min.	Max.	Min.	Max.	
100	RAS Pulse Width	<b>t</b> rass	100		100	1	μs
101	RAS Precharge Time	trps	110	_	125	_	ns
102	CAS Hold Time	<b>t</b> cнs	-50	_	<b>-</b> 50	_	ns

Note: Assumes Self Refresh cycle only.

#### DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter.

If  $\overline{CAS}$  goes to "L" before  $\overline{RAS}$  goes to "L" (CBR) and the condition of  $\overline{CAS}$  "L" and  $\overline{RAS}$  "L" is kept for term of  $t_{RASS}$  (more than  $100\mu s$ ), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during " $\overline{RAS}$ =L" and " $\overline{CAS}$ =L".


Exit from self refresh cycle is performed by toggling RAS and CAS to "H" with specified tons min.. In this time, RAS must be kept "H" with specified tons min.

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

## Restriction for Self Refresh operation;


For self refresh operation, the notice below must be considered.

- In the case that distributed CBR refresh are operated between read/write cycles Self Refresh cycles can be executed without special rule if 4,096 cycles of distributed CBR refresh are executed within tree max.
- 2) In the case that burst CBR refresh or distributed/burst /RAS only refresh are operated between read/write cycles 4,096 times of burst CBR refresh or 4,096 times of burst /RAS only refresh must be executed before and after Self Refresh cycles.




\* Read/Write operation can be performed non refresh time within this or time

## ■ PACKAGE DIMENSIONS



## (Continued)



## **FUJITSU LIMITED**

For further information please contact:

### Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3753 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000

Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

## **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9704

© FUJITSU LIMITED Printed in Japan